

United States Patent and Trademark Office

أبركم

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION N	10.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/927,675		08/10/2001	Guy Perry	MTI-31471	6524
31870	7590	07/14/2004		EXAM	INER
		BOECK DUDEK S.	CHU, CI	CHU, CHRIS C	
	555 EAST WELLS STREET SUITE 1900				PAPER NUMBER
MILWAUKEE, WI 53202				2815	
. = .	.5011 _ 4			DATE MAILED: 07/14/2004	1

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
	09/927,675	PERRY, GUY	
Office Action Summary	Examiner	Art Unit	
	Chris C. Chu	2815	
The MAILING DATE of this communication Period for Reply	n appears on the cover sheet w	ith the correspondence address	
A SHORTENED STATUTORY PERIOD FOR R THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 Ct - If the period for reply specified above is less than thirty (30) days, - If NO period for reply is specified above, the maximum statutory p - Failure to reply within the set or extended period for reply will, by Any reply received by the Office later than three months after the - earned patent term-adjustment. See 37-CFR 1-704(b).	ON. FR 1.136(a). In no event, however, may a in. a reply within the statutory minimum of this eriod will apply and will expire SIX (6) MOI statute, cause the application to become A	reply be timely filed ty (30) days will be considered timely. NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on	<u>16 April 2004</u> .		
2a)⊠ This action is FINAL . 2b)□	This action is non-final.		
3) Since this application is in condition for all	•	·	
closed in accordance with the practice un	der <i>Ex parte Quayle</i> , 1935 C.[D. 11, 453 O.G. 213.	
Disposition of Claims			
4) Claim(s) <u>1, 2, 4 - 23, 26 - 28, 30 - 34, 50 -</u> 4a) Of the above claim(s) is/are with		pending in the application.	
5) Claim(s) is/are allowed.			
6) Claim(s) <u>1, 2, 4 - 23, 26 - 28, 30 - 34, 50 -</u>	55, 57 - 65 and 69 - 78 is/are	rejected.	
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction a	ina/or election requirement.		
Application Papers			
9)☐ The specification is objected to by the Exa			
10) The drawing(s) filed on is/are: a)			
Applicant may not request that any objection to			
Replacement drawing sheet(s) including the control of the control			
Trib oath of declaration is objected to by the	ie Examiner. Note the attache	d Office Action of form 1 10-102.	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for for	reign priority under 35 U.S.C.	§ 119(a)-(d) or (f).	
a) ☐ All b) ☐ Some * c) ☐ None of:			
1. Certified copies of the priority docur		Anningston No	
2. Certified copies of the priority docur3. Copies of the certified copies of the			
application from the International Bi		110001100 III tills Hational Stage	
* See the attached detailed Office action for	,	received.	
Attachmont/c)			
Attachment(s) 1) Notice of References Cited (PTO-892)	4) 🔲 Interview	Summary (PTO-413)	

U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04)

Paper No(s)/Mail Date _

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)

Paper No(s)/Mail Date. _____.

6) 🔲 Other: _

5) Notice of Informal Patent Application (PTO-152)

DETAILED ACTION

Response to Amendment

1. Applicant's response filed on April 16, 2004 has been received and entered in the case.

Claim Objections

2. Claims 4, 30 and 31 are objected to because of the following informalities:

Applicant should rewrite the claims 4, 30 and 31 in correct dependent form because the claims 4, 30 and 31 are dependent claims of cancelled claims. Appropriate corrections are required. In this Office action, the Examiner assumed the claim 4 is dependent to claim 1, and claims 30 and 31 are dependent to claim 28, since the cancelled claim 3 was a dependent claim to the independent claim 1 and the cancelled claim 29 was a dependent claim to the independent claim 28.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Application/Control Number: 09/927,675 Page 3

Art Unit: 2815

4. Claims 28, 30 – 34, 74 and 76 rejected under 35 U.S.C. 102(b) as being anticipated by Preslar et al. (U.S. Pat. No. 5,900,643).

Regarding claim 28, Preslar et al. discloses in e.g., Fig. 3, Fig. 4 and column 5, lines 28 – 32 a bond pad structure (36) in a semiconductor device (6a), comprising:

- a first bond pad (42 and 42a) and a second bond pad (40 and 40a);
- each of the bond pads comprising at least a lower metal layer and an upper metal layer;
- with a lower metal layer (40a) of one of the bond pads (40 and 40a) extending beneath the upper metal layer (42) of the other bond pads (42 and 42a); and
- at least one of the bond pads functions to supply data, test a device, or supply various voltage levels (claim 28);
- wherein the first bond pad (42 and 42a) is functional in an operational mode, and the second bond is functional in a test mode and in an operational mode upon discontinuing the test mode and being interconnected to the first bond pad (column 5, lines 28 32).

Regarding claim 30, Preslar et al. discloses in e.g., Fig. 3, Fig. 4 and column 5, lines 28 – 32 a bond pad structure (36) in a semiconductor device (6a), comprising:

- a first bond pad (40 and 40a) and a second bond pad (42 and 42a);
- each of the bond pads comprising at least a lower metal layer and an upper metal layer;
- with a lower metal layer (40a) of one (40 and 40a) of the bond pads extending beneath the upper metal layer (42) of the other (42 and 42a) of the bond pads; and

Application/Control Number: 09/927,675

Art Unit: 2815

- at least one of the bond pads functions to supply data, test a device, or supply various voltage levels;

Page 4

- wherein the first bond pad (40 and 40a) is functional in an operational mode, and the second bond is functional in a test mode and in an operational mode upon discontinuing the test mode and being interconnected to the first bond pad (column 5, lines 28 32; claim 28); and
- the lower metal layer (40a) of the first bond pad (40 and 40a) extending beneath or underneath the upper metal layer (42) of the second bond pad (42 and 42a).

Further, terms such as "first" and "second" are merely relative terms, which do not patternably distinguish claimed structure over Preslar et al.

Regarding claim 31, Preslar et al. discloses in e.g., Fig. 3, Fig. 4 and column 5, lines 28 – 32 the lower metal layer (40a) of the second bond pad (40 and 40a) extending beneath or underneath the upper metal layer (42) of the first bond pad (42 and 42a).

Regarding claims 32 and 34, Preslar et al. discloses in e.g., Fig. 3, Fig. 4 and column 5, lines 28 – 32 a bond pad structure (36) in a semiconductor device (6a), comprising:

- a first bond pad (42 and 42a) and a second bond pad (40 and 40a);
- each of the first and second bond pads comprising at least a lower metal layer and an upper metal layer;
- with a lower metal layer (40a) of one (40 and 40a) of the bond pads extending underneath the upper metal layer (42) of the other (42 and 42a) of the bond pads; and
- the first bond pad (42 and 42a) functional to receive and respond to a test mode signal by entering a test mode and the second bond pad (40 and 40a) functional in an

Application/Control Number: 09/927,675

Art Unit: 2815

operational mode, and upon discontinuing the test mode and being interconnected to the second bond pad, the first and second bond pads are functional to a receive and respond to an operational mode signals by entering an operational mode; and

- _the lower metal layer (40a) of the second bond pad (40 and 40a) extending beneath or underneath the upper metal layer (42) of the first bond pad (42 and 42a; claim 34).

Regarding claim 33, Preslar et al. discloses in e.g., Fig. 3, Fig. 4 and column 5, lines 28 – 32 a bond pad structure (36) in a semiconductor device (6a), comprising:

- a first bond pad (40 and 40a) and a second bond pad (42 and 42a);
- each of the first and second bond pads comprising at least a lower metal layer and an upper metal layer;
- with a lower metal layer (40a) of one (40 and 40a) of the bond pads extending underneath the upper metal layer (42) of the other (42 and 42a) of the bond pads; and
- the first bond pad (40 and 40a) functional to receive and respond to a test mode signal (at the place of 50) by entering a test mode and the second bond pad (42 and 42a) functional in an operational mode, and upon discontinuing the test mode and being interconnected to the second bond pad, the first and second bond pads functional to a receive and respond to an operational mode signals by entering an operational mode; and
- the lower metal layer (40a) of the first bond pad (40 and 40a) extending beneath or underneath the upper metal layer (42) of the second bond pad (42 and 42a).

Further, terms such as "first" and "second" are merely relative terms, which do not patternably distinguish claimed structure over Preslar et al.

Regarding claim 74, Preslar et al. discloses in e.g., Fig. 3, Fig. 4, column 5, lines 28 - 32 and column 6, lines 18 - 52 an integrated circuit supported by a substrate and comprising a bond pad structure (36), the bond pad structure comprising:

- a lower metal layer (40a and 42a) comprising first (40a) and second (42a) portions with a space (66a) therebetween;
- a dielectric layer (the layer in 66 and 66a) overlying the lower metal layer and within the space;
- at least one opening extending through the dielectric layer to each of the first and second lower metal portions; and
- an upper metal layer (40 and 42) overlying the dielectric layer and within the openings in the dielectric layer in contact with the first and second portions of the lower metal layer;
- the upper metal layer (40 and 42) comprising first (40) and second (42) portions, the first upper metal portion (40) positioned over the first lower metal portion (40a) to form a first bond pad, and the second upper metal portion (42) positioned over the second lower metal portion (42a) to form a second bond pad; and
- the upper metal portion (42) of one (42 and 42a) of the bond pads extends over the lower metal portion (40a) of the other bond pad (40 and 40a);
- wherein the first bond pad (42 and 42a) is functional in an operational mode, and the second bond is functional in a test mode and in an operational mode upon discontinuing the test mode and being interconnected to the first bond pad (column 5, lines 28 32).

Application/Control Number: 09/927,675 Page 7

Art Unit: 2815


Regarding claim 76, Preslar et al. discloses in e.g., Fig. 3, Fig. 4, column 5, lines 28 - 32 and column 6, lines 18 - 52 a semiconductor wafer, comprising:

- a substrate (72) and a bond pad structure (36) disposed on the substrate, the bond pad structure comprising a first bond pad (40 and 40a) and a second bond pad (42 and 42a);
- each of the bond pads comprising a lower metal layer and an overlying upper metal layer; and
- the upper metal layer (42) of one (42 and 42a) of the bond pads extends beyond the lower metal layer (42a) of the one bond pad and over the lower metal layer (40a) of the other (40 and 40a) of the bond pads;
- wherein the first bond pad (40 and 40a) is functional in an operational mode, and the second bond is functional in a test mode and in an operational mode upon discontinuing the test mode and being interconnected to the first bond pad (column 5, lines 28 32).
- 5. Claims 1, 2, 4 and 9 are rejected under 35 U.S.C. 102(e) as being anticipated by Muramatsu et al. '664.

Regarding claim 1, Muramatsu et al. discloses in e.g., Fig. 1 and Fig. 18 a bond pad structure (26) in a semiconductor device (10), comprising:

- a first bond pad (A and B) and second bond pad (D and E);
- each of the bond pads comprising a plurality of lower metal layer and an upper metal layer;

- with at least one of the lower metal layers (B and/or C) of one of the bond pads extending underneath the upper metal layer (D) of the other of the bond pads.



Regarding claim 2, Muramatsu et al. discloses in e.g., Fig. 1 and Fig. 18 the extension of the lower metal layer (B) of the one of the bond pads functions as an etch block (at the place of O) to prevent etching of a dielectric layer (material 18) between the first and second bond pads to a substrate (S) underlying the bond pads.

Regarding claim 4, Muramatsu et al. discloses in e.g., Fig. 1 and Fig. 18 at least two lower metal layers (B and C) of the one of the bond pads (A - C) extend underneath the upper metal layer (D) of the other of the bond pads (D - F).

Regarding claim 9, Muramatsu et al. discloses in e.g., Fig. 1 and Fig. 18 a bond pad structure (26) in a semiconductor device (10), comprising:

- a first bond pad (A and B) and a second bond pad (D and E);

Application/Control Number: 09/927,675 Page 9

Art Unit: 2815

- each of the bond pads comprising a plurality of lower metal layer and an upper metal layer;

- with at least one of the lower metal layer (B and C) of one (A and B) of the bond pads

extending underneath the upper-metal layer (D) of the other (D and E) of the bond

pads;

wherein the extension of the at least one lower metal layer (B) of the one (A and B) of the bond pads functions as an etch block (at the place of O) to prevent etching of a dielectric layer (material 18) between the first and second bond pads to a substrate (S) underlying the bond pads.

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 1, 2, 4, 5, 7 14, 16 19, 21, 50 53, 55, 57 65, 69, 70, 72, 73 and 75 are rejected under 35 U.S.C. 103(a) as being unpatentable over Preslar et al. (U.S. Pat. No. 5,900,643) in view of Goodner (U.S. Pat. No. 4,621,045).

Regarding claims 1, 2, 9, 17 and 70, Preslar et al. discloses in e.g., Fig. 3 and Fig. 4 a bond pad structure (36) disposed on a substrate (72; claim 70) in a semiconductor device (6a), comprising:

a bond pad structure (36) disposed on a substrate (72; claim 70);

Application/Control Number: 09/927,675

Art Unit: 2815

- a first bond pad (40 and 40a) and second bond pad (42 and 42a);
- each of the bond pads comprising a lower metal layer and an upper metal layer;
- with the lower metal layer (40a) of one (40 and 40a) of the bond pads extending underneath the upper metal-layer (42) of the other (42 and 42a) of the bond pads;
- wherein the extension of the lower metal layer of the one of the bond pads functions as an etch block to prevent etching of a dielectric layer (dielectric material) between the first and second bond pads to a substrate underlying the bond pads (claims 2, 9 and 17; see Fig. 4 and column 6, lines 18 52).

However, Preslar et al. does not disclose the pad having a plurality of lower metal layers. Goodner teaches in e.g., 2J and column 5, line 64 - column 6, line 2 a pad (4, 6 and 29b) having a plurality of lower metal layers (4 and 6) under an upper metal layer (29b). Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to modify Preslar et al. by adding another lower metal layer on the lower metal layer of Preslar et al. as taught by Goodner. The ordinary artisan would have been motivated to modify Preslar et al. in the manner described above for at least the purpose of (1) permitting more compact device and circuit layouts (column 1, lines 20 and 21) and (2) preventing corrosion of the lower metal layer while providing a good electrical contact.

Regarding claim 4, Preslar et al. and Goodner disclose at least two lower metal layers of the one of the bond pads extend underneath the upper metal layer of the other of the bond pads.

Regarding claim 5, Preslar et al. discloses in e.g., Fig. 3, Fig. 4 and column 5, lines 28 - 32 further comprising a conductive material (52, at the joint portion of the wire) interconnecting the first bond pad to the second bond pad.

Application/Control Number: 09/927,675 Page 11

Art Unit: 2815

Regarding claim 7, Preslar et al. discloses in e.g., Fig. 3, Fig. 4 and column 5, lines 28 - 32 the conductive material (52, at the joint portion of the wire) overlies at least a portion of each of the first and second bond pads.

Regarding claim 10, Preslar et al. discloses in e.g., Fig. 3, Fig. 4 and column 5, lines 28 - 32 further comprising a conductive material (52, at the joint portion of the wire) interconnecting and overlying at least a portion of the first and second bond pads.

Regarding claims 11, 13, 18, 50, 51, 58 - 60 and 69, Preslar et al. discloses in e.g., Fig. 3 and Fig. 4 a bond pad structure (36) in a semiconductor device (6a), comprising:

- a first bond pad (40 and 40a) and a second bond pad (42 and 42a) positioned within a single passivation opening (under 36; claims 18, 50, 58 and 60);
- a first (40 and 40a) and second bond pad (42 and 42a) internonnected by a conductive material (52, at the joint portion of the wire; claim 13) overlying at least a portion of each of the bond pads (see Fig. 3; claims 18, 59 and 60);
- each of the bond pads comprising at least a lower metal layer and an upper metal layer; and
- with the lower metal layer (40a) of the first bond pad (40 and 40a) extending beneath the upper metal layer (42) of the second bond pad (42 and 42a; claim 51);
- wherein the extension of the lower metal layer of the one of the bond pads functions as an etch block to prevent etching of a dielectric layer (dielectric material) between

the first and second bond pads to a substrate underlying the bond pads (claim 58; see Fig. 4 and column 6, lines 18 - 52).

However, Preslar et al. does not disclose the each (e.g., claim 69) bond pad comprising at least two lower-metal layers. Goodner teaches in e.g., 2J and column 5, line 64 - column 6, line 2 a pad (4, 6 and 29b) having at least two lower metal layers (4 and 6) under an upper metal layer (29b). Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to modify Preslar et al. by adding another lower metal layer on each of the lower metal layers of Preslar et al. as taught by Goodner. The ordinary artisan would have been motivated to modify Preslar et al. in the manner described above for at least the purpose of (1) permitting more compact device and circuit layouts (column 1, lines 20 and 21) and (2) preventing corrosion of the lower metal layer while providing a good electrical contact.

Regarding claim 12, Preslar et al. discloses in e.g., Fig. 3, Fig. 4 and column 5, lines 28 – 32 a bond pad structure (36) in a semiconductor device (6a), comprising:

- a first bond pad (42 and 42a) and a second bond pad (40 and 40a);
- each of the bond pads comprising at least a lower metal layer and an upper metal layer;
- with a lower metal layer (40a) of the second bond pad (40 and 40a) extending beneath the upper metal layer (42) of the first bond pad (42 and 42a).

Further, terms such as "first" and "second" are merely relative terms, which do not patternably distinguish claimed structure over Preslar et al.

However, Preslar et al. does not disclose the pad having at least two lower metal layers. Goodner teaches in e.g., 2J and column 5, line 64 - column 6, line 2 a pad (4, 6 and 29b) having at least two lower metal layers (4 and 6) under an upper metal layer (29b). Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to modify Preslar et al. by adding another lower metal layer on the lower metal layer of Preslar et al. as taught by Goodner. The ordinary artisan would have been motivated to modify Preslar et al. in the manner described above for at least the purpose of (1) permitting more compact device and circuit layouts (column 1, lines 20 and 21) and (2) preventing corrosion of the lower metal layer while providing a good electrical contact.

Regarding claim 14, Preslar et al. discloses in e.g., Fig. 3 and Fig. 4 the conductive material overling a portion of each of the bond pads.

Regarding claims 16 and 21, Preslar et al. discloses in e.g., Fig. 3, Fig. 4 and column 5, lines 28 – 32 further comprising a bonding wire (the terminal wire) connected to the conductive material.

Regarding claim 19, Preslar et al. discloses in e.g., Fig. 3, Fig. 4 and column 7, lines 22 – 26 a passivation layer (the passivation layer) overlying a portion of each of the bond pads, the opening (at the place of 36) being through the passivation layer to expose the bond pads.

Regarding claims 52, 61 and 62, a further difference between Preslar et al. discloses in e.g., Fig. 3, Fig. 4 and column 5, lines 28 – 32 an integrated circuit die (6a), comprising:

- a first bond pad (42 and 42a) interconnected to a second bond pad (40 and 40a), the first and second bond pads being positioned within a single passivation (the passivation layer) opening (at the place of 36; claim 61);
- each of the first and second bond pads comprising at least a lower metal layer and an upper metal layer;

Art Unit: 2815

- with a lower metal layer (40a) of one (40 and 40a) of the bond pads extending underneath the upper metal layer (42) of the other (42 and 42a) of the bond pads;

- the lower metal layer (40a) of the second bond pad (40 and 40a) extending underneath the upper metal layer (42) of the first bond pad (42 and 42a); and
- at least one of the bond pads functional to supply data, retrieve data, test a device, or supply various voltages (claim 62).

Further, terms such as "first" and "second" are merely relative terms, which do not patternably distinguish claimed structure over Preslar et al.

However, Preslar et al. does not disclose the pad having at least two lower metal layers. Goodner teaches in e.g., 2J and column 5, line 64 - column 6, line 2 a pad (4, 6 and 29b) having at least two lower metal layers (4 and 6) under an upper metal layer (29b). Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to modify Preslar et al. by adding another lower metal layer on the lower metal layer of Preslar et al. as taught by Goodner. The ordinary artisan would have been motivated to modify Preslar et al. in the manner described above for at least the purpose of (1) permitting more compact device and circuit layouts (column 1, lines 20 and 21) and (2) preventing corrosion of the lower metal layer while providing a good electrical contact.

Regarding claim 53, Preslar et al. discloses in e.g., Fig. 3, Fig. 4 and column 5, lines 28 – 32 a conductive material (52, at the joint portion of the wire) interconnecting and overlying at least a portion of the first bond pad and the second bond pad.

Regarding claim 55, Preslar et al. discloses in e.g., Fig. 3, Fig. 4 and column 5, lines 28 – 32 a bonding wire (the terminal wire) connected to at least one of the bond pads.

Regarding claim 57, Preslar et al. discloses in e.g., Fig. 4, and column 6, lines 18 - 52 the extension of the lower metal layer of the one of the bond pads functions as an etch block to prevent etching of a dielectric material between the first and second bond pads to a substrate underlying the bond pads.

Regarding claims 63 and 65, Preslar et al. discloses in e.g., Fig. 3, Fig. 4 and column 5, lines 28 – 32 a conductive material (52, at the joint portion of the wire) interconnecting and overlying at least a portion of each of the bond pads.

Regarding claim 64, Preslar et al. discloses in e.g., Fig. 3, Fig. 4, column 5, lines 28 – 32 and column 6, lines 18 – 52 the first bond pad (42 and 42a) being functional to receive and respond to a test mode signal by entering a test mode, and the second bond pad (40 and 40a) being functional in an operational mode, and upon discontinuing the test mode and being interconnected to the second bond pad, the first and second bond pads are functional to receive and respond to an operational mode signal by entering an operational mode.

Regarding claims 72 and 73, Preslar et al. discloses in e.g., Fig. 3, Fig. 4, column 5, lines 28-32 and column 6, lines 18-52 an integrated circuit supported by a substrate and comprising:

- a bond pad structure (36), the bond pad structure comprising two or more bond pads (40 & 40a and 42 & 42a; claim 72),
 - a first bond pad (40 and 40a) and a second bond pad (42 and 42a);
 - each of the bond pads comprising a lower metal layer and an overlying upper metal layer; and

Art Unit: 2815

- the upper metal layer (42) of one (42 and 42a) of the bond pads extends beyond the lower metal layer (42a) of the one bond pad and over the lower metal layer (40a) of the other (40 and 40a) of the bond pads.

However, Preslar et al. does not disclose the pad having at least two lower metal layers. Goodner teaches in e.g., 2J and column 5, line 64 - column 6, line 2 a pad (4, 6 and 29b) having at least two lower metal layers (4 and 6) under an upper metal layer (29b). Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to modify Preslar et al. by adding another lower metal layer on the lower metal layer of Preslar et al. as taught by Goodner. The ordinary artisan would have been motivated to modify Preslar et al. in the manner described above for at least the purpose of (1) permitting more compact device and circuit layouts (column 1, lines 20 and 21) and (2) preventing corrosion of the lower metal layer while providing a good electrical contact.

Regarding claim 75, Preslar et al. discloses in e.g., Fig. 3, Fig. 4, column 5, lines 28 - 32 and column 6, lines 18 - 52 a semiconductor device (6a), comprising:

- a substrate (72); and
- a bond pad structure (36) disposed on the substrate (72), the bond pad structure comprising multiple bond pads (40 & 40a and 42 & 42a), each bond pad comprising overlying upper and lower metal layers, and the upper metal layer (42) of one of the bond pads (42 and 42a) overlaps the lower metal layer (40a) of another (40 and 40a) of the bond pads.

However, Preslar et al. does not disclose the pad having at least two lower metal layers.

Goodner teaches in e.g., 2J and column 5, line 64 - column 6, line 2 a pad (4, 6 and 29b) having

Art Unit: 2815

at least two lower metal layers (4 and 6) under an upper metal layer (29b). Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to modify Preslar et al. by adding another lower metal layer on the lower metal layer of Preslar et al. as taught by Goodner. The ordinary artisan would have been motivated to modify Preslar et al. in the manner described above for at least the purpose of (1) permitting more compact device and circuit layouts (column 1, lines 20 and 21) and (2) preventing corrosion of the lower metal layer while providing a good electrical contact.

8. Claims 22, 23, 26, 27 and 71 are rejected under 35 U.S.C. 103(a) as being unpatentable over Preslar et al. in view of Geffken et al. '435.

Claims 22 and 71, Preslar et al. discloses in e.g., Fig. 3, Fig. 4 and column 5, lines 28 – 32 a bond pad structure (36) in a semiconductor device (6a), comprising:

- a first metal layer (40a and 42a) deposited onto a substrate (72) and patterned to form first (40a) and second (42a) lower metal layer portions having a space thereinbetween;
- a dielectric layer (a material in 66 and 66a) deposited over the first and second lower metal layer portions and the substrate within the space (66a), and etched to form openings (66) to each of the first and second lower metal layer portions; and
- a second metal layer (40 and 42) deposited over the dielectric layer and into the openings of the dielectric layer and etched to form a first (40) and second (42) upper metal layer portions overlying and in conductive contact with the first and second lower metal layer portions;

- the first upper (40) and lower (40a) metal layer portions forming a first bond pad, and the second upper (42) and lower (42a) metal layer portions forming a second bond pad;

- a conductive material (52, at the joint portion of the wire) interconnecting the first bond pad to the second bond pad (see Fig. 3);
- wherein a lower metal layer (40a) portion of one (40 and 40a) of the bond pads extends beneath the upper metal layer (42) portion of the other (42 and 42a) of the bond pads
- the upper metal portion (42) of one (42 and 42a) of the bond pads extends over the lower metal portion (40a) of the other (40 and 40a) bond pad (claim 71).

However, Preslar et al. does not disclose the conductive material comprising a solder material or solder. However, Geffken et al. teaches in Fig. 7 and column 5, lines 13 – 25 a conductive material (174) comprising a solder material or solder. Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to modify Preslar et al. by using the solder material or solder for the conductive material as taught by Geffken et al. The ordinary artisan would have been motivated to modify Preslar et al. in the manner described above for at least the purpose of increasing the bond strength between the pads and the external device (e.g., wire).

Regarding claim 23, Preslar et al. discloses in e.g., Fig. 3, Fig. 4 and column 7, lines 22 – 26 a passivation layer (the passivation layer) formed over the bond pads and etched to form an opening (at the place of 36) therethrough to expose the first and second bond pads.

Regarding claim 26, Preslar et al. discloses in e.g., Fig. 3, Fig. 4 and column 5, lines 28 – 32 the conductive material overlies at least a portion of each of the first and second bond pads.

Page 19

Regarding claim 27, Preslar et al. discloses in e.g., Fig. 3, Fig. 4 and column 5, lines 28 – 32 further comprising a bonding wire (the terminal_wire)_connected to the conductive material.

9. Claims 6, 15, 20, 54, 77 and 78 are rejected under 35 U.S.C. 103(a) as being unpatentable over Preslar et al. and Goodner as applied to claims 1, 5, 13, 18 and 50 above, and further in view of Geffken et al. '435.

Claims 6, 15, 20 and 54, Preslar et al. and Goodner do not disclose the conductive material comprising a solder material or solder. However, Geffken et al. teaches in Fig. 7 and column 5, lines 13 – 25 a conductive material (174) comprising a solder material or solder. Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to further modify Preslar et al. by using the solder material or solder for the conductive material as taught by Geffken et al. The ordinary artisan would have been motivated to further modify Preslar et al. in the manner described above for at least the purpose of increasing the bond strength between the pads and the external device (e.g., wire).

Claims 77 and 78, Regarding claim 75, Preslar et al. discloses in e.g., Fig. 3, Fig. 4, column 5, lines 28 – 32 and column 6, lines 18 – 52 a semiconductor device (6a), comprising:

- a substrate (72); and
- a bond pad structure (36) disposed on the substrate (72), the bond pad structure comprising a first bond pad (40 & 40a) and a second bond pad (42 & 42a) that are interconnected by a conductive material;

Art Unit: 2815

- each bond pad comprising an upper metal layer (42) overlying a lower metal layer, and the upper metal layer (42) of one of the bond pads (42 and 42a) overlapping at least one of the lower metal layer (40a) of another (40 and 40a) of the bond pads;

- wherein the first bond pad (40 and 40a) is functional in an operational mode, and the second bond is functional in a test mode and in an operational mode upon discontinuing the test mode and being interconnected to the first bond pad (column 5, lines 28 – 32; claim 78).

However, Preslar et al. does not disclose the pad having at least two lower metal layers. Goodner teaches in e.g., 2J and column 5, line 64 - column 6, line 2 a pad (4, 6 and 29b) having at least two lower metal layers (4 and 6) under an upper metal layer (29b). Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to modify Preslar et al. by adding another lower metal layer on the lower metal layer of Preslar et al. as taught by Goodner. The ordinary artisan would have been motivated to modify Preslar et al. in the manner described above for at least the purpose of (1) permitting more compact device and circuit layouts (column 1, lines 20 and 21) and (2) preventing corrosion of the lower metal layer while providing a good electrical contact.

However, Preslar et al. and Goodner do not disclose the conductive material comprising a solder material or solder. However, Geffken et al. teaches in Fig. 7 and column 5, lines 13 – 25 a conductive material (174) comprising a solder material or solder. Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to further modify Preslar et al. by using the solder material or solder for the conductive material as taught by Geffken et al. The ordinary artisan would have been motivated to further modify Preslar et al.

in the manner described above for at least the purpose of increasing the bond strength between the pads and the external device (e.g., wire).

Response to Arguments

10. Applicant's arguments filed on April 14, 2004 have been fully considered but they are either moot in light of the new grounds of rejection or are not persuasive.

On page 13, applicant argues "as for the claims 28, 32, 64, 74, 76 and 78, Preslar does not teach or suggest a bond pad structure comprised of first and second bond pads whereby a first bond pad is functional only in an operational mode, and a second bond pad is functional in a test mode and in an operation mode upon discontinuing the test mode and being interconnected to the first bond pad. Rather, Preslar teaches a bond pad structure whereby both bond pads function in a test mode and in an operational mode. See Preslar at the Abstract, and at col. 2 – 3, and col. 3 – 4, bridging paragraphs." This argument is not persuasive. First, the claims are not specifically claimed that a first bond pad is functional "only" in an operational mode. Second, Preslar teaches a bond pad structure whereby both bond pads function in a test mode and in an operational mode. Therefore, Preslar teaches a bond pad structure comprised of first and second bond pads whereby a first bond pad is functional in an operational mode, and a second bond pad is functional in a test mode and in an operation mode upon discontinuing the test mode and being interconnected to the first bond pad.

Next, applicant argues "neither wiring element 26 nor circuit substrate 40 are structurally or functionally the same as a bond pad structure." This argument is not persuasive. According to applicant's definition for a bond pad on page 19 of his remark, bonding pads are metal patterns

exposed on a chip through openings etched into a passivation layer deposited onto a wafer (chip) surface. The element 26 of Muramatsu et al. are metal patterns exposed on a chip (10) through openings (at the place of the elements 24) etched into a passivation layer (30) deposited onto a chip surface for external connection such as solder ball (24). Thus, the elements (26) read as bond pads.

Finally, applicant argues "Geffken does not teach or suggest employing a solder to interconnect bond pads of a semiconductor device. Geffken teaches depositing solder bumps onto a transition layers 160, 162, 164. The <u>transition layers</u> (e.g., Cr/Cu/Au sandwich) are formed over contacts as a <u>barrier layer to isolate</u> the bump array material from the underlying metal layer." This argument is not persuasive. Since the claim does not specifically claimed that the solder is "directly" formed on the interconnect bond pads of a semiconductor device, Geffken teaches employing a solder to interconnect bond pads of a semiconductor device.

For the above reasons, the rejection is maintained.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period

Application/Control Number: 09/927,675

Art Unit: 2815

will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

however, will the statutory period for reply expire later than SIX MONTHS from the date of this

Page 23

final action.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Chris C. Chu whose telephone number is 571-272-1724. The

examiner can normally be reached on 11:30 - 8:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Tom Thomas can be reached on 517-272-1664. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

10 m / Nous

Chris C. Chu Examiner Art Unit 2815

TOM THOMAS SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800

c.c. 7/9/04